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ABSTRACT 
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In MOS integrated circuits, signals may propagate between stages with 
fanout. The exact calculation of signal delay through such networks is 
difficult. However, upper and lower bounds for delay that are computationally 
simple are presented in this paper. The results can be used (1) to bound the 
delay, given the signal threshold; or (2) to bound the signal voltage, given a 
delay time; or (3) to cert ify that a circuit is "fast enough", given both the 
maximum delay and the voltage threshold. 
I. Introduction 
In MOS integrated circuits, a given inverter o r logic node may drive 
several gates , some of them through long wires whose distributed resistance 
and capacitance may not be negligible. There does not seem to be reported in 
the literature any simple method for estimating signal propagation delay in 
such circuits, nor is there any general theory of the properties of RC trees, 
as distinct from RC lines. This paper presents a computationally simp l e 
technique for finding upper and lower bounds for the delay . The technique 
is of importance for VLSI designs in which the delay introduced by the 
interconnections may be comparable to or longer than active-device delay . 
This can be the case for wiring lengths as short as 1 mm , with 4-micron 
minimum feature size. The importance of this technique grows as the wiring 
lengths increase or the feature size decreases. 
*This work was s upported in part by Digital Equipment Corporation, in 
part by the Advanced Resea r ch Projects Agency of the Department of Defense 
and monitored by the Office of Naval Research under Contract N00014-C-80-0622, 
and in part by the Air For ce under Contract Number AFOSR 4-9620- 80-0073 . 
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telephone (617) 253-2506. 
***Digital Equipment Corporation, 75 Reed Road, Hudson, MA 01749; 
telephone (6 17 ) 568-4835. 
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Consider the circuit of Figure 1 . The slowest transition (and therefore 
presumably the one of most interest) occurs when the driving inverter shuts 
off and its output voltage rises from a small value to v00 • During this 
process the various parasitic capacitances on the output a r e charged through 
the pullup transistor. Figure 2 shows a simple model of this circuit for 
timing analysis . The pullup, which is nonlinear, is approximated by a linear 
resistor , and the transition is represented by a voltage source going from 0 
to v00 at time t • 0. (Later, for simplicity, a unit step will be con-
sidered instead . ) The polysilicon lines are represented by uniform RC lines . 
The resistance of the metal line is neglected, but its parasitic capacitance 
remains. Capacitances associated with the pullup source diffusion, contact 
cuts, and the gates being driven are included. Any nonlinear capacitances are 
approximated by linear ones. 
In general, the circuit response cannot be calculated in closed form . 
The results of this paper can be used to calculate upper and lower bounds to 
the delay tha t are very tight in the case where most of the resistance is in 
the pullup . The theory as presented here does not explicitly deal with non-
linearities and therefor e does not a pply to signal propagation through pass 
transistors . A more complete discussion of this theory will appear elsewhere 
[ 1) • 
II . Statement of the Problem 
An RC tree is defined as follows. Consider any resistor tree with no 
node a t ground. From each node in this tree a capacitor to ground may be 
added , and any r esistor may be replaced by a distribu ted RC line . Although 
nonuniform RC lines may appear in an RC tree, for simplicity, the examples in 
this paper involve only lumped resistors and capacitors and uniform RC lines . 
An RC tree has one input and any number of outputs. Side branches may or may 
not e n d in a node that is considered as an output; in fact, outputs may be 
taken anywhere in the tree . Nonuniform RC lines are special cases of RC 
trees, without any side branches . An important property of RC trees is that 
there is a uniqu e path from any point in the tree to the input. 
The t r ee representing the signal 
step vo l tage. Gradually the voltages 
at all the outputs, rise from 0 to 
voltages cannot be calculated easily . 
lower bounds for the output voltages, 
lower bounds for the delay associated 
Ill . Analytical Theory 
path is driven at the input with a unit 
a t all other nodes, and in particular 
1 volt. It is assumed that the output 
The problem is to find simple upper and 
or, equivalently, to find upper and 
with each output. 
Conside r any output node e, and any lumped capacitor at node k with 
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Figure 1. Typical ~OS signal-ofstribution network. ~e inverter is 
shown drivin~ three gates. 
Figure ?. Linear-cjrcuit model for the network of Fi~ure 1. The 
voltage source is a step at time t - n. 
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capacitance Ck ' For the moment consider only lumped capacitors; the theory 
is similar if the distributed lines are considered also. One may think of 
many-stage approximations for the distributed lines, or one may convert some 
summations in the formulas below to a form including both summations over 
lumped capacitors and integrals over distributed ones. 
The resistance Rke is defined as the resistance of the portion of the 
(unique) path between the input and e, that is common with the (unique) path 
between the input and node k . In particular, Ree is the resistance between 
input and output e, and Rkk is the resistance between the input and node 
k. Thus Rke ~ Rkk and Rke ~ Ree · For an example, see Figure 3 . 
The sum (over all the capacitors in the network) 
(l) 
has the dimensions of time and is in general different for each output . It is 
equal to the first - order moment of the impulse response, which has been called 
"delay" by Elmore (2] • This constant alone can be used to generate a lower 
bound to the step response . Two other time constants and a set of tighter 
upper and lower bounds using them will be given at the end of this section. 
Let vk(t) and ve(t) be the voltages at the node k and output e 
respectively, in response to a unit step excitation. The current Ck dvk/dt 
that feeds the capacitor Ck contributes to the voltage drop between the 
input and the output e by the amount Rkeck dvk/dt as it flows through the 
resistance Rke' The net voltage drop 1 - ve(t) is obtained by adding the 
NODE k 
R3 I R4 
R1 R2 
Rs OUTPUT 
e 
at 
Figure 3 . Illustration of resistance terms. For this network , 
Rke = R1 + R2 , Rkk • R1 + R2 + R3 , and Ree ~ R1 + R2 + R5 • 
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contributions from all the currents in the tree: 
(2) 
Integration of the right-hand side of (2) from 0 to <D yields Toe• 
since the voltages are assumed to rise from 0 at t = 0 to 1 when t 
approaches co, everywhere in the tree . Thus TOe is equal to the area 
above the unit step response ve(t) but below 1, as indicated in Figure 4 . 
Since ve(t) increases monotonically (a fact proven elsewhere [ 1 ) ) , no 
rectangle with one corner on ve(t) and bounded by the lines t c 0 and 
ve(t) = 1 can have an area greater than Toe (see Figure 4) , i . e., 
(3) 
This expression yields a lower bound for 
v (t) > 1 - Toe 
e -
(4) 
t 
This result illustrates how a suitably defined time constant Toe can be 
used in a bound for the step response. The computation of Toe and the bound 
are much simpler than the exact. calculation of the response, especially for RC 
trees with distributed lines . 
lwre complete and tighter bounds r equir e two additional time constants 
Tp and TRe to be defined: 
t 
Figu r e 4 . The shaded a r ea is equal to Toe and the rectangle 
has smaller area. 
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T P = L k RkkCk ( 5) 
IRe = ( L k R~eck) /Ree • (6) 
Both summations extend over all the capacitors of the network . As with Toe• 
these additional time constants can be computed easily, even in the presence 
of distributed lines, and while IRe is in general different for different 
output nodes, Tp is the same for all outputs. It is easily seen that 
TR < T0 < Tp • e - e - (7) 
For nonuniform RC lines (i.e., RC trees without side branches) Toe= Tp • For 
a single uniform RC line, Tp = Toe = RC/2, and IRe = RC/3 . Lower bounds, 
tighter than (4), and upper bounds can both be derived in terms of these three 
characteristic times. A detailed derivation [1) leads to the upper bounds 
Toe -t/T 
v (t) < 1 - e Re 
e - Tp 
and lower bounds 
v (t) > 0 
e -
where (12) applies if t ~ Tp -
small t and (9) for large t . 
t ~ Toe - IRe' (11) for TDe -
Tp - TRe !S t. 
TRe· The tightest upper bounds are 
The tightest lower bounds are (10) 
IRe ~ t ~ Tp - IRe• and (12) for 
(8) 
(9) 
(10) 
(11) 
(12) 
(8) for 
for 
Bounds for the time, given the voltage, are possible because the voltage 
is a monotonic function of time. Of course 
t ~ 0 ( 13) 
and in addition , (8) and (9) can be inverted to yield 
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(14) 
(15) 
and ( 11) and (12) yield 
T 
t < De _ T 
1 - v (t) Re 
e 
(16) 
t ~ Tp - TRe + Tp ln 
Toe 
Tp[1 - ve(t)] 
(17) 
where (17) only applies if ve(t) ~ 1 - T0 e/Tp. The general form of all these 
bounds is illustrated in Figure 5 . 
These bounds, (8) to (12) for voltage, and (13) to (17) for time, con-
stitute the major result of this paper. 
IV. Practical Algorithms 
One way to use the inequalities of the previous section is to consider 
the overall RC tree, and compute for each capacitor the appropriate Rke and 
1 
t __. 
Figure 5. Form of the bounds, with the distances from 
the exact solution exaggerated for clar ity. 
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Rkk so that Tp, Toe• and TRe for each output can be found. Of course 
for distributed lines the sums are replaced by appropriate integrals . In t his 
approach, the calculations necessary for each output require time proportional 
to the square of the number of elements . 
An alternate approach is to build up the network by construction, and 
calculate independently for each of the partially constructed networks enough 
information to permit the final calculation of Tp. Toe• and TRe · A recur-
sive definition of Re trees is given below, and if the network is expressed 
in these terms rather than in the form of a schematic diagram, the resulting 
expression can be used as a guide for the calculations. The computation time 
for each output is proportional to the number of elements, rather than the 
square of the number. Programs that implement this approach appear below. 
For simplicity, the tree is assumed to consist of lumped capacitor s , 
lumped resistors, and uniform (not nonuniform) Re lines . Only one output is 
considered; a more gene r al set of programs is described elsewher e [1] . Only 
one primitive element , a uniform line (URC) is necessary. If either the 
resistance of the line or the capacitance is zero , the line reduces to a 
lumped capacitor or resistor . The line is denoted URe R,e where R,e is a 
vector of length 2 consisting of the resistance and capaci t ance of the line, 
in that order. A capacitor is written URe O,e and a resistor URe R,O . 
Figure 6 shows a way of converting a subtree into a side branch and a way of 
cascading two subtrees . The topology of any Re tree can be denoted by an 
expression using only these two functions, WB and we . 
Example: The network shown in Figure 7 is a tree with one side branch and 
may be denoted 
(URe 15 0) WC (URe 0 2) WC (WB (URe 8 0) We URC 0 7) WC (URe 3 4) 
we URe 0 9 . (18) 
A OPEN A 8 
W8 A A we 8 
Figure 6 . Wiring functions for interconnec t ing elements o r subtrees. Here 
A and B are previously defined Re trees. 
COMPijTER-ACDED DESIGN SESSION 
8 
15 3,4 
~ 
Figure 7 . Example network . Parameter values are 
in ohms and farads . 
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An exp ression such as (18) can be used as a guide for the calculations if 
each function shown corresponds to the calculation of partial results which 
are sufficient to allow further calculations . The following information is 
adequate at each stage in the construction of the network: 
(1) Total capacitance Cr . 
(2) Tp of the network as constructed so far. 
(3) Considering port 2 as the output, Rzz• Toz• and TR2 • (For 
convenience, the product RzzTR2 is used in the programs below 
instead of TR2.) 
Each of the quantities identified above pertains to the particular subnetwork 
and can be calculated from a knowledge of that subnetwork alone, independent 
of how the subnetwork may l ate r be wired together with other subnetworks . As 
a n example of the use of these quantities during construction of the network , 
consider the cascade operation we . The objective is to find Cr , Tp, R22 , 
r 02 , and TRZ' of the cascade A WC B from the corresponding quantities for 
its two arguments, A a nd B. The formulas for calculating these are 
(19) 
(20) 
RzzA + RzzB (21) 
Toz = TD2A + TD2B + RzzACTB (22) 
TRzRzz = TR2AR22A + TR2BR22B + 2R22ATD2B + R~2ACTB . (23) 
The corresponding formulas fo r WB a r e even simpler: 
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CT CTA (24) 
Tp = TpA (25) 
R22 0 (26) 
TD2 = 0 (27) 
TR2R22 o. ( 28) 
A set of APL functions which implement this approach appear in Figures 8 
and 9. The necessary data is passed around in the form of vectors . A two-
port network is represented by the vector CT, Tp, R22 , T02 , TR2~22 • The 
listing of WC, for example, shows the calculation of the required output, 
term by term, from the arguments. This function can be compared with (19) to 
(23). 
Figure 9 shows five functions intended to calculate the bounds for any 
network. The two functions TMIN and TMAX calculate the lower and upper 
bounds for delay, and refer to a global variable named V which contains the 
threshold, a number (or array of numbers) between 0 and 1. The functions 
VMIN and VMAX calculate the lower and upper bounds for signal voltage and 
refer to a global variable T containing an array of delay times . The final 
function, OK, refers to both V and T and returns 1 if all is well, 
that is, if TMAX S T, o r -1 if the network definitely will fail, that is 
if T < TMIN, or 0 if the bounds are not tight enough to tell for sure , 
that is if TMIN S T < TMAX. An example of the use of these functions to test 
the network in Figure 7 is shown in Figures 10 and 11. 
Because these functions were written for exposition, no protection is 
included against meaningless values of V or T. In addition, these fail for 
networks without any resistances or capacitances, and for V = 0 or T = 0. 
V. Application to PLA Speed Estimates 
These bounds are applied, as an example, to polysilicon lines driving the 
AND plane of a PLA, to determine whether or not the dominant delay occurs 
here. It is assumed that a strong superbuffer driver drives the line, and 
that every second minterm has a transistor present. The gates are assumed to 
be 4 microns square, separated by 24 microns of RC line . The poly resistance 
is assumed to be 30 ohms per square, the gate-oxide thickness 400 Angstroms, 
and the field- oxide thickness 3000 Angstroms . 
These numbers lead to a capacitance of 0 . 01 pF and resistance 180 ohms 
between gates, and a resistance of 30 ohms and capacitance of 0.013 pF for 
each gate . The network is driven by a source resistance of 380 ohms and the 
effective capacitance of the output of the driver is estimated as 0.04 pF . 
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V Z-<-URC X 
[1] Z-<-X[2] , (X[1)xX[2] ~2) ,X[1] , (X[1)xX[2) ~2),X[1)xX[1)xX[2)73 
'V 
'V Z+WB A 
[1] Z+A[1 2], 0 0 0 
'V 
V Z+A WC B 
[1] Z+(A[1]+B[1]),(A[2]+B[2]+A[3]xB[1]),(A[3]+B[ 3 ]),A[4]+B[4]+A[3]xB[1] 
[2] Z+Z ,A[S]+B[5]+(2xA[3]xB[4])+A[3]xA [3 ]xB[1] 
v 
Figure 8. APL functions for the element and wiring functions. 
V Z+VMIN A 
[1] Z+(~A[2]-A[S]+A[3])x1-(*-(T-A[2]-A[5)7A[3])tA[2])xA[4]tA[2] 
[2] Z+O[Z[1-A[4]tT+A[S)tA[3] 
v 
'V Z+VMAX A 
[1] Z+(1-(A[4]+A[2])x*-TtA[S)+A[3]) L(T+AL2] -A[4])tA[2] 
v 
V Z+TMIN A 
[1] Z+-eA[2]x(1 -V)tA[4] 
[2] Z+O[(ZxA[S)tA[3])[A[4]-A[2]x1-V 
'V 
V Z+TMAX A 
[1] Z+(A[4]t 1-V)-A[S ]tA[3] 
[2] Z+ZL(A[2] - A[S]tA[3]) -0 LA[ 2]xeAL 2]x(1-V)tA[4] 
'V 
V Z+OK A 
[1] Z+(T~T.MAX A)-T<T.MIN A 
v 
Figure 9. Response functions . 
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A AN EXAMPLE OF THE USE OF THE RC TREE DELAY CALCULATIONS . 
BRANCH ~ WB (URC 8 0) M~ URC 0 7 
NET ~ (URC 15 0) WC (URC 0 2) WC BRANCH WC (URC 3 4) WC URC 0 9 
A NOW THE NETWORK IS DEFINED . 
V+ 0 . 1 0 . 2 0.3 0.4 0.5 0 . 6 0.7 0 . 8 0.9 
A NOW THE VECTOR OF THRESHOLD VOLTAGES IS DEFINED. 
A NEXT TO FIND THE MINIMUM AND MAXIMUM BOUNDS FOR DELAY: 
V, (TMIN NET).L1.5] TMAX NET 
0 . 1 0 68.167 
0.2 27 . 8 117.22 
0.3 71.46 173.17 
0.4 123 .13 237.76 
0 . 5 18~ . 23 314.15 
0.6 
0.7 
0.8 
0.9 
259 . 02 
355.45 
491.34 
723.66 
407.65 
528 . 18 
698.07 
988.5 
A NOW TO DEFINE A DELAY VECTOR AND GET THE VOLTAGE BOUNDS: 
T~ 20 40 60 80 100 200 300 400 500 1000 2000 
T. (VMIN NET) , [1.5] VMAX NET 
20 0 0.18138 
40 0 . 03243 0.22912 
60 0.0814 0.27565 
80 0 . 12565 0.31761 
100 0 . 16644 0.35714 
200 0 . 34342 0 . 52297 
300 0 . 48283 0 . 64603 
400 0.59263 0.73734 
500 0.67913 0 .8051 
1000 0. 90271 0.95615 
2000 0.99105 0.99778 
Figure 10. Example of the use of the fast calculation scheme to 
find upper and lower bounds on delay and response voltage. 
A function which returns a network with N minterms is shown in Figure 
12 . The results of calculating the delay as a function of the number of 
minterms are shown in Figure 13. The voltage threshold was taken to be 0 . 7 
times v00 • On this log-log plot the quadratic dependence of delay on number 
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t 
v 
.8 
.6 
.4 
.2 
0 100 200 300 400 
t _ __. 
500 600 
Figure 11. Upper and lower bounds as calculated in Figure 10. The exact 
solution, found from circuit simulation, is shown also. 
V Z+-PLALINE N; A 
(1] A+-(URC 180 0.0107)WC URC 30 0.0134 
[2] A A IS A SINGLE SECTION ACCOUNTING FOR TWO MINTERMS 
[3] Z+-(URC 378 0 )fr.'C URC 0 0. 04 
[4] A Z IS THE PULLUP R AND C FOR SUPERBUFFER DRIVER 
[5] LOOP:~(Ns0)/0 
[6] Z+-Z WC A 
I 7] N+-N-2 
Ls J -+T,OOP 
v 
Figure 12. APL function which returns a model of a PLA line 
with N minterms. 
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2 4 10 20 40 100 
NUMBER OF MINTERMS 
Figure 13 . Upper and lower bounds on response time of the network of Figure 
12, shown as a function of the number of minterms in the PLA . 
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of minterms (as a measure of the length of the line) is evident . Also evident 
is the fact that even with as many 
teed to be no worse than 10 nsec. 
PLA occurs elsewhere . 
VI. Conclusions 
as a hundred minterms, the delay is guaran-
This suggests that the dominant delay in a 
A computationally efficient method for calculating the signal delay 
through MOS interconnect lines with fanout has been described. Tight upper 
and lower bounds for the step response of RC trees have been presented, 
together with linear-time algorithms for these bounds from an algebraic 
description of the tree. Substantial computational simplicity is achieved 
even in the presence of RC distributed lines by representing the RC tree by a 
small set of suitably defined characteristic times, which can be calculated by 
inspection and used to generate the bounds. 
Although only the step response is considered here, the results can be 
extended to upper and lower bounds for arbitrary excitation by use of the 
superposition integral [1). 
Extensions of the theory to RC trees with nonlinear elements (similar to 
the work of Glasser (3] for nonlinear MOS inverters) would be desirable for 
better modeling of MOS circuits . Investigations of RC trees with nonlinear 
capacitors and resistors are now under way, along with attempts to unify the 
modeling of gates and interconnects, and in particular to include pass 
transistors in the interconnects. Tighter bounds are also being looked for. 
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